vulnerability

F5 Networks: CVE-2018-5407: K49711130: OpenSSL and Intel processor SMT side-channel vulnerability (PortSmash) CVE-2018-5407

Try Surface Command

Back to search

Severity

CVSS

(AV:L/AC:M/Au:N/C:P/I:N/A:N)

Published

Nov 12, 2018

Added

Nov 30, 2018

Modified

Apr 1, 2026

Description

Simultaneous Multi-threading (SMT) in processors can enable local users to exploit software vulnerable to timing attacks via a side-channel timing attack on 'port contention'.

Solution

f5-big-ip-upgrade-latest

References

CVE-2018-5407
https://attackerkb.com/topics/CVE-2018-5407
CWE-200
CWE-203
EUVD-EUVD-2018-17177
https://euvd.enisa.europa.eu/vulnerability/EUVD-2018-17177
https://my.f5.com/manage/s/article/K49711130

Rapid7 Labs

2026 Global Threat Landscape Report

The predictive window has collapsed. Exploitation follows disclosure in days. See how attackers are accelerating and how to stay ahead.

Get report